We report electronic transport on silicon double and triple dots created with the optimized number of two gates. Using silicon nitride spacers two dots in series are created below two top gates overlapping a silicon nanowire. Coupling between dots is controlled by gate voltages. A third dot is created either by combined action of gate voltages or local doping depending on the spacers length. The main characteristics of the triple dot stability diagram are quantitatively fitted.
We report electronic transport on silicon double and triple dots created with the optimized number of two gates. Using silicon nitride spacers two dots in series are created below two top gates overlapping a silicon nanowire. Coupling between dots is controlled by gate voltages. A third dot is created either by combined action of gate voltages or local doping depending on the spacers length. The main characteristics of the triple dot stability diagram are quantitatively fitted.
Semiconducting quantum dots are usually made with three gates: one plunger gate to control the density of carriers and two gates to control the in and out tunneling rates. A recent achievement is a controlled silicon Single Electron Transistor (SET) using only one gate. This MOS-SET departs from the usual MOSFET 1,2 by a specific design of channel junctions to source and drain. Tunnel barriers are formed by undoped silicon segments and a quantum dot is created by accumulation of carriers below the gate. The undoped silicon barriers sit below spacers which are used as a mask during source and drain implantation.
In this work we show that the association of two MOSSETs in series -the most natural extension of the single MOS-SET -yields both a well controlled double dot with tunable inter-coupling and a triple dot. Within other technologies triple dots usually require many gates. Triple dots have been realized in 2DEG
3-5 and in silicon using top and side gates 6 . The advantage of a single gate design becomes crucial when compact arrangements of multiple quantum dots are required, for instance to create high fidelity electron pumps, latching switches, quantum cellular automata 7 , single-electron-parametron devices 8 , non-local interacting qubits 9,10 or rectifier devices 5, 11, 12 . Recently silicon quantum dot molecules, i.e. a double dot with tunable coupling, have been built with one larger upper gate plus four side gates 13 or three top gates 14 . Reducing further the number of gates has been possible at the cost of stochasticity: a coupled quantum dot was obtained with two top and one upper gates by relying on the static disordered potential arising from the Si/SiO 2 buried oxide interface rugosity 15 . One advantage of our technology is that our double and triple dots are smaller and/or simpler than previously reported long polysilicon gates isolated by 5 nm thick SiO 2 gate oxide ( Fig. 1) . The spacing between gates is L gg = 30-60 nm. 15 or 40 nm thick silicon nitride spacers are deposited on both sides of the gates. Therefore for samples with long (40 nm) spacers (samples 1 and 2) the silicon region between the gates is undoped as it is masked during the heavy As implantation of the source and drain. On the contrary it is doped for samples with short (15 nm) spacers (sample 3). Samples with thinner SOI (10 nm) have also been studied and the increase of the period of Coulomb blockade oscillations (CBO) shows that the size of each MOS-SET is further reduced (not shown). The typical charging energy of our MOS-SETs is 2 meV. Figure 2 shows the drain-source current versus gate voltages applied on each gate at T = 1 K in a device with 40 nm long spacers. Two nominally identical MOS-SETs appear below the two gates, with CBO periods very constant in gate voltage 1 . Similar CBO periods and threshold voltages are observed for the two MOS-SETs, illustrating the reproductibility of the fabrication process. At low (V g1 , V g2 ) the two dots are decoupled and the 2D plot exhibits the expected square lattice pattern 16 (not shown). At intermediate (V g1 , V g2 ) the dots are capacitively coupled and the 2D plot shows the so-called honeycomb pattern (Fig. 2, left panel) . The gate capacitances C g1 , C g2 and the interdot capacitance C 12 are estimated to 40 aF, 40 aF and 20 aF respectively. At large (V g1 , V g2 ) the tunnel coupling becomes non negligible and the 2D plot exhibits characteristic wandering anti-diagonals 14, 16 ( Fig. 2, central panel) . At even larger gate voltages the two dots merge into a single island (Fig. 2 right panel) . In that case the period along the diagonal in (V g1 , V g2 ) plot is half that of the two separated dots, as expected since the gate capacitance is approximately twice larger for the single merged dot. This evolution, similar to the ones reported in Ref. 14 and 15, shows that a tunable double dot is obtained with only two gates. The absence of independent control on the carrier's number and interdot coupling is compensated by the compacity and simplicity of our devices.
The transition from two independent dots towards a single island is realized by increasing simultaneously the two gate voltages which both control the potential of the undoped silicon nanowire segment separating the two MOS-SETs. This evolution is not monotonic. A periodic antidiagonal (i.e. constant V g1 + V g2 value) pattern is superimposed (see Fig. 3 ). This period results from Coulomb blockade on a third intermediate dot created in the silicon nanowire, at equal distance from both gates. It arises from the combined action of the two unscreened gate potentials in samples with long spacers (see Fig. 1a) . The whole system then behaves as three dots in series controlled by two gate voltages. In order to model this triple dot we consider the electrostatic configuration depicted in Fig. 1d . The conductance is simulated within the orthodox model of Coulomb blockade without cotunneling 2, 17 . Cotunneling through dot 3 is nevertheless taken into account as a direct tunnel coupling between dots 1 and 2. For the sake of simplicity the five tunnel junctions tunneling rates are taken equal.
The capacitance values indicated in Fig. 1d give the best fit for the periods measured in sample 2. These values also describe well sample 1. We note that these tunnel capacitances are larger than their simple planar geometrical approximations (C 12 = 20 aF instead of 3 aF for instance). This effect is attributed to the large polarizability of electrons in the tunnel barriers with small energy height 18 . The tunnel coupling between the two MOS-SETs as well as the occurence of the third dot can also be tuned by doping. Indeed in samples with small spacers (sample 3) the central region of the SOI nanowire is not protected and is therefore n-doped (see Fig. 1b ). Thus at zero gate voltages the central region contains electrons. This doped architecture is reminiscent of the locally implanted silicon quantum dots 19 . The voltage at which source-drain current is detected at low temperature is V g1 = V g2 ≃ −0.1V in short spacers samples, whereas it is detected at larger values (+0.2 V) in long spacers samples. The honeycomb pattern for both kind of samples exhibit similar periods, showing that the characteristics of each MOS-SET is not affected by the central doping. On the contrary the central dot is strongly modified: the period of the anti-diagonals is reduced by a factor 2.5, which indicates a bigger central dot more capacitively coupled to gates (see Fig. 3b ).
On Fig. 4a a detail of the diagram is shown at lower temperature (T = 1 K) in sample 2 for one of these anti-diagonals. The corresponding simulation shown in Fig. 4b reproduces the distorted honeycomb pattern experimentally observed, except for lines joining the triple points which are a consequence of cotunneling. The number of electrons (N 1 , N 3 , N 2 ) on each dot is indicated in Fig. 4b . N 1 ≃ 60, N 2 ≃ 60, N 3 ≃ 20 are determined by dividing V g counted from the threshold ( +0.2 V) by the CBO period and the figure is periodic in N 1 ,N 2 ,N 3 (see Fig. 3 ). Far from the degeneracy (N 3 ↔ N 3 + 1) of dot 3 one recovers the honeycomb pattern for the double dot system. Near degeneracy we observe an alternance of pentagones and diamonds. Up to eight triple points per cell are predicted for a triple dot 4 . In case of high symmetry and perfect matching between the capacitances these eight points can reduce to four quadruple points 4 , as observed in both our simulation and data (see Fig. 4 ).
In conclusion we have shown that the MOS-SET 1 can be extended to multiple dots with a minimal number of gates. A triple dot has been realized for the first time in silicon with only two control gates. It consists of two MOS-SETs in series separated by a locally n-doped or undoped silicon nanowire. The obtained triple dot is very compact and can be used to design more complex circuits based on single electron transfers.
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